Diagonal 7.857 mm (Type 1/2.3) 12.3Mega-Pixel CMOS Image Sensor with Square Pixel for Color Cameras

## **Tentative**

# **IMX477-AACK-C**

## **Description**

IMX477-AACK-C is a diagonal 7.857mm (Type 1/2.3) 12.3 Mega-pixel CMOS active pixel type stacked image sensor with a square pixel array. It adopts Exmor RS™ technology to achieve high speed image capturing by column parallel A/D converter circuits and high sensitivity and low noise image (comparing with conventional CMOS image sensor) through the backside illuminated imaging pixel structure. R, G, and B pigment primary color mosaic filter is employed. It equips an electronic shutter with variable integration time. It operates with three power supply voltages: analog 2.8 V (TENTATIVE), digital 1.05 V and 1.8 V for input/output interface and achieves low power consumption. In addition, this product is designed for use in consumer use camcorder. When using this for another application, Sony does not guarantee the quality and reliability of product.

Therefore, don't use this for applications other than consumer use camcorder.

In addition, individual specification change cannot be supported because this is a standard product. Consult your Sony sales representative if you have any questions.

#### **Features**

- ◆ Back-illuminated and stacked CMOS image sensor Exmor RS<sup>™</sup>
- ◆ Digital Overlap High dynamic range (DOL-HDR) mode with raw data output.
- High signal to noise ratio (SNR).
- ◆ Full resolution @60fps(Normal), 4K2K @60fps(Normal), 1080p @240fps Full resolution @40fps(12bit Normal), Full resolution @30fps(DOL-HDR, 2frame)
- ◆ Output video format of RAW12/10/8, COMP8.
- ◆ Power Save Mode
- ◆ Pixel binning readout and V sub-sampling function.
- ◆ Independent flipping and mirroring.
- ◆ Input clock frequency 6 to 27 MHz
- ◆ CSI-2 serial data output (MIPI 2lane/4lane, Max. 2.1Gbps/lane, D-PHY spec. ver. 1.2 compliant)
- ◆ 2-wire serial communication.
- ◆ Two PLLs for independent clock generation for pixel control and data output interface.
- ◆ Ambient Light Sensor (ALS)
- ◆ Fast mode transition. (on the fly)
- ◆ Dual sensor synchronization operation.
- ◆ 7K bit of OTP ROM for users.
- ◆ Built-in temperature sensor
- ◆ 10-bit/12-bit A/D conversion on chip
- ◆ 92-pin high-precision ceramic package



Sony reserves the right to change products and specifications without prior notice.

This information does not convey any license by any implication or otherwise under any patents or other right.

Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

1

0. 2. 0

## **Device Structure**

◆ CMOS image sensor

♦ Image size : Diagonal 7.857 mm (Type 1/2.3)


◆ Total number of pixels : 4072 (H) × 3176 (V) approx. 12.93 M pixels ◆ Number of effective pixels : 4072 (H) × 3064 (V) approx. 12.47 M pixels ◆ Number of active pixels : 4056 (H) × 3040 (V) approx. 12.33 M pixels

♦ Chip size : 7.564 mm (H) × 5.476 mm (V) ♦ Unit cell size : 1.55 μm (H) × 1.55 μm (V)

◆ Substrate material : Silicon

## **Optical Black Array and Readout Scan Direction**

(Top View)



Note) Arrows in the figure indicate scanning direction during default readout in the vertical direction and the horizontal direction.

Figure 1 Optical Black Array and Readout Scan Direction

## **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	notes
Supply voltage (analog)	V <sub>ANA</sub>	-0.3 to +3.3	V	
Supply voltage (digital)	$V_{DIG}$	-0.3 to +1.8	V	_
Supply voltage (interface)	V <sub>IF</sub>	-0.3 to +3.3	V	refer to V <sub>SS</sub> level
Input voltage (digital)	Vı	-0.3 to +3.3	V	100 10101
Output voltage (digital)	Vo	-0.3 to +3.3	V	
Guaranteed Operating temperature	T <sub>OPR</sub>	-20 to +75	°C	
Guaranteed storage temperature	T <sub>STG</sub>	-30 to +80	°C	
Guaranteed performance temperature	T <sub>SPEC</sub>	-20 to +60	°C	

## **Recommended Operating Voltage (TENTATIVE)**

Item	Symbol	Ratings	Unit	notes
Supply voltage (analog)	V <sub>ANA</sub> *1	2.8 ± 0.1	V	
Supply voltage (digital)	V <sub>DIG</sub> *2	1.05 ± 0.1	٧	refer to V <sub>SS</sub> level
Supply voltage (interface)	V <sub>IF</sub> *3	1.8 ± 0.1	V	1 00 1010.

 $<sup>^{*3}</sup>$  V<sub>IF</sub>: V<sub>DD</sub>MIO1 to 2, V<sub>DD</sub>MIF (1.8V power supply)

#### **USE RESTRICTION NOTICE**

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time
- You should not use the Products for critical applications which may pose a life- or injury-threatening
  risk or are highly likely to cause significant property damage in the event of failure of the Products. You
  should consult your sales representative beforehand when you consider using the Products for such
  critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

#### **Design for Safety**

Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

#### **Export Control**

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

#### No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

#### Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

#### **Other Applicable Terms and Conditions**

The terms and conditions in the Sony additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

General-0.0.8

## Contents


Descript	ion	1
Features	S	1
Device S	Structure	2
Optical E	Black Array and Readout Scan Direction	2
Absolute	e Maximum Ratings	3
Recomm	nended Operating Voltage (TENTATIVE)	3
USE RE	STRICTION NOTICE	2
1. (	Optical Center of the Active Image Area	8
2. F	Pin Configuration	8
3. I	Pin Description	9
4. I	Input / Output Equivalent Circuit	12
5. F	Peripheral Circuit Diagram	13
5-1	Standard peripheral circuit diagram (TETATIVE)	
5-2	Connecting for OIS compatible system (TENTATIVE)	
6. I	Functional Description	15
6-1	System Outline	15
6-2	Control register setting by the serial communication	16
6-2-		
6-2-		
6-3	Clock generation and PLL	
6-3-		
6-4	Description of operation clocks	
6-4-	1 INCK	19
6-4-	2 IVTCK, IOPCK (PLL output)	19
6-4-	3 IVTPXCK Clock	19
6-4-	4 IOPPXCK Clock	19
6-5	Image Readout Operation	20
6-5-	1 Physical alignment of imaging pixel array	20
6-5-	2 Color coding and order of reading image date	21
6-6	Output Image Format	21
6-6-	1 Embedded Data Line control	22
6-6-	2 Image size of mode	22
6-6-	3 Description about operation mode	23
6-6-	4 Image area control capabilities	24
6-6-	5 Readout Scan Direction	25
6-7	Gain setting	26
6-8	Image compensation function	26
6-8-	-1 Defect Pixel Correction	26

6-9	M	iscellaneous functions	27
6-9	9-1	Thermal Meter	27
6-9	9-2	Test pattern output and type of test pattern	27
6-9	9-3	Long Exposure Setting	27
6-9	9-4	OTP (One Time Programmable Read Only Memory)	27
6-9	9-5	Dual sensor synchronization operation	27
6-9	9-6	Flash light control sequence	27
6-9	9-7	Monitor terminal settings	27
6-9	9-8	Pulse for OIS driver	27
6-9	9-9	Power Save Mode	27
6-9	9-10	Digital Overlap High Dynamic Range (DOL-HDR)	28
6-9	9-11	Ambient Light Sensor (ALS)	28
6-10	In	nage signal interface	28
6-	10-1	MIPI transmitter	28
7.	How	to operate	29
7-1	Р	ower on Reset	29
7-2	Р	ower on sequence	
7-2	2-1	Power on slew rate	29
7-2	2-2	Startup sequence with 2-wire serial communication (external reset)	30
7-3	Ρ	ower down sequence	32
7-3	3-1	Power down sequence with 2-wire serial communication (external reset)	32
7-4		egister Map	
8.		trical Characteristics	
8-1		C characteristics	
8-2	Α	C Characteristics	34
8-2	2-1	Master Clock Waveform Diagram	34
8-2	2-2	PLL block characteristics	34
8-2	2-3	Definition of settling time of PLL block	36
8-2	2-4	2-wire serial communication block characteristics	36
8-2	2-5	Gyro Control Interface	38
8-2	2-6	Current consumption and standby current	39
9.	Spe	ctral Sensitivity Characteristic	40
10.	lmag	ge Sensor Characteristics	41
10-1	In	nage Sensor Characteristics	41
10-2	Z	one Definition used for specifying image sensor characteristics	41
11.	Mea	surement Method for Image Sensor Characteristics	42
11-1	M	easurement conditions	42
11-2	С	olor Coding of this Image Sensor and Readout	42
11-3	D	efinition of Standard Imaging Conditions	42
11	_3_1	Standard imaging condition I	42

11-3-2	Standard imaging condition II	42
11-3-3	Standard imaging condition III	42
11-4 M	Measurement Method	43
11-4-1	Sensitivity	43
11-4-2	Sensitivity ratio	43
11-4-3	Saturation signal	43
11-4-4	Video signal shading	43
11-4-5	Dark signal	43
12. Spo	t Pixel Specification	44
12-1 Z	one Definition for spot pixel specification	44
12-2 N	lotice on White Pixels Specifications	45
12-3 N	leasurement Method for Spot Pixels	46
12-4 S	pot Pixel Pattern Specifications	46
12-4-1	Black or white pixels at high light	46
	White pixels in the dark	
	A Characteristics of Recommended Lens	
14. Note	es on Handling	48
	kage Outline	
16. List	of Trademark Logos and Definition Statements	51
	COMPILIDA	

## 1. Optical Center of the Active Image Area

(Top View)



<sup>\*</sup> See "15. Package Outline" for details

Figure 2 Optical Center of the Active Image Area (TENTATIVE)

## 2. Pin Configuration

(Bottom View)




Figure 3 Pin Configuration

## 3. Pin Description

Table 1 Pin Description (TENTATIVE)

Pin No.	Symbol	I/O	A/D	Pin description	Remarks
A2	XVS	I/O	D	Digital I/O (Vertical sync signal)	Used as a vertical synchronizing signal of dual sensor application
А3	GYINT	I	D	Digital input	Digital GND (When using OIS combined system, this pin has the function of the Gyro interrupt)
A4	SCK	0	D	Digital output	NC (When using OIS combined system, this pin has the function of the Gyro control clock)
A5	SDI	I/O	D	Digital I/O	Digital GND (When using OIS combined system, this pin has the function of the Gyro data input)
A6	V <sub>DD</sub> LCN1	Power	D	V <sub>DIG</sub> power supply	
A7	SDA	I/O	D	Digital I/O	I <sup>2</sup> C communication data input/output
A8	SLASEL	ļ	D	Digital input	<sup>2</sup> C slave address select (pull-down)
A9	GPO	0	D	Digital output	
B1	V <sub>DD</sub> LSC1	Power	D	V <sub>DIG</sub> power supply	
B2	V <sub>ss</sub> LSC1	GND	D	V <sub>DIG</sub> GND	
В3	TEST3/SDIC	I	D	Digital input	Digital GND (When using OIS combined system, this pin has the function of the SPI Communication for OIS control)
В4	SCSB	0	О	Digital output	NC (When using OIS combined system, this pin has the function of the Gyro chip select)
B5	SDO	6	٥	Digital output	NC (When using OIS combined system, this pin has the function of the Gyro data output)
В6	V <sub>ss</sub> LCN1	GND	D	V <sub>DIG</sub> GND	
B7	SCL	<b>I</b> /O	D	Digital I/O	I <sup>2</sup> C communication clock input
В8	TENABLE	I	D	Digital input	NC (pull-down)
B9	V <sub>SS</sub> LSC2	GND	D	V <sub>DIG</sub> GND	
B10	V <sub>DD</sub> LSC2	Power	D	V <sub>DIG</sub> power supply	
C1	V <sub>DD</sub> MIO1	Power	D	V <sub>IF</sub> power supp <b>l</b> y	
C2	V <sub>ss</sub> LSC3	GND	D	V <sub>DIG</sub> GND	
C3	V <sub>DD</sub> HSN1	Power	А	V <sub>ANA</sub> power supply	
C4	V <sub>ss</sub> HSN1	GND	Α	V <sub>ANA</sub> GND	
C5	VRLRD	Minus	А	Analog input	Capacitor connection (see Figure 5. Peripheral Circuit Diagram)
C6	VRL	Minus	А	Analog input	Capacitor connection (see Figure 5. Peripheral Circuit Diagram)
C7	V <sub>ss</sub> HSN2	GND	А	V <sub>ANA</sub> GND	
C8	VPI	Power	А	Analog input	Capacitor connection (see Figure 5. Peripheral Circuit Diagram)



Pin No.	Symbol	I/O	A/D	Pin description	Remarks
D1	TEST1/CSBC	I	D	Digital input	Digital GND (When using OIS combined system, this pin has the function of the SPI Communication for OIS control)
D2	TEST2/SCKC	I	D	Digital input	Digital GND (When using OIS combined system, this pin has the function of the SPI Communication for OIS control)
D3	$V_{DD}HAN$	Power	Α	V <sub>ANA</sub> power supply	
D8	V <sub>DD</sub> HSN2	Power	Α	V <sub>ANA</sub> power supply	
E1	FSTROBE	0	D	Digital output	Flash strobe
E3	V <sub>ss</sub> HAN	GND	Α	V <sub>ANA</sub> GND	
E8	V <sub>DD</sub> HCM1	Power	Α	V <sub>ANA</sub> power supply	
F3	TVMON	0	Α	Analog output	NC
F8	V <sub>DD</sub> LPL1	Power	D	V <sub>DIG</sub> power supply	
G3	TVCDSIN	I	Α	Analog input	NC
G8	V <sub>ss</sub> LPL1	GND	D	V <sub>DIG</sub> GND	
G9	V <sub>ss</sub> LCN2	GND	D	V <sub>DIG</sub> GND	•
G10	V <sub>DD</sub> LCN2	Power	D	V <sub>DIG</sub> power supply	
H1	V <sub>DD</sub> LSC3	Power	D	V <sub>DIG</sub> power supply	
H2	V <sub>ss</sub> LSC4	GND	D	V <sub>DIG</sub> GND	
H8	V <sub>DD</sub> LPL2	Power	D	V <sub>DIG</sub> power supply	
H9	SWDIO	I/O	D	Digital I/O	NC (pull-up)
H10	SWTCK	ı	D	Digital input	NC (pull-down)
J1	$V_{DD}LIF$	Power	D	V <sub>DIG</sub> power supply	
J2	V <sub>ss</sub> LSC5	GND	D	V <sub>DIG</sub> GND	
J8	V <sub>ss</sub> LPL2	GND	ם	V <sub>DIG</sub> GND	
J9	XCLR		D	Digital input	Chip clear (pull-down)
J10	V <sub>DD</sub> MIO2	Power	D	V <sub>IF</sub> power supp <b>l</b> y	
K1	$V_{DD}MIF$	Power	D	V <sub>IF</sub> power supp <b>l</b> y	
K2	V <sub>ss</sub> LSC6	GND	D	V <sub>DIG</sub> GND	
K3	V <sub>DD</sub> HSN3	Power	Α	V <sub>ANA</sub> power supply	
K4	V <sub>ss</sub> HSN3	GND	Α	V <sub>ANA</sub> GND	
K5	$V_{DD}SUB$	Power	Α	V <sub>ANA</sub> power supply	
K6	V <sub>DD</sub> HSN4	Power	Α	V <sub>ANA</sub> power supply	
K7	V <sub>ss</sub> HSN4	GND	Α	V <sub>ANA</sub> GND	
K8	V <sub>DD</sub> HCM2	Power	Α	V <sub>ANA</sub> power supply	
K9	V <sub>ss</sub> LSC7	GND	D	V <sub>DIG</sub> GND	
K10	INCK	I	D	Digital input	
L1	V <sub>ss</sub> LSC8	GND	D	V <sub>DIG</sub> GND	
L2	DMO3P	0	D	Digital output	MIPI output (DATA+)
L3	DMO1P	0	D	Digital output	MIPI output (DATA+)
L4	V <sub>ss</sub> LSC9	GND	D	V <sub>DIG</sub> GND	
L5	DCKP	0	D	Digital output	MIPI output (CLK+)
L6	V <sub>ss</sub> LSC10	GND	D	V <sub>DIG</sub> GND	
L7	DMO2P	0	D	Digital output	MIPI output (DATA+)



Pin No.	Symbol	I/O	A/D	Pin description	Remarks
L8	DMO4P	0	D	Digital output	MIPI output (DATA+)
L9	V <sub>ss</sub> LSC11	GND	D	V <sub>DIG</sub> GND	
L10	V <sub>DD</sub> LSC4	Power	D	V <sub>DIG</sub> power supply	
M2	DMO3N	0	D	Digital output	MIPI output (DATA-)
МЗ	DMO1N	0	D	Digital output	MIPI output (DATA-)
M4	V <sub>SS</sub> LSC12	GND	D	V <sub>DIG</sub> GND	
M5	DCKN	0	D	Digital output	MIPI output (CLK-)
M6	V <sub>SS</sub> LSC13	GND	D	V <sub>DIG</sub> GND	
М7	DMO2N	0	D	Digital output	MIPI output (DATA-)
M8	DMO4N	0	D	Digital output	MIPI output (DATA-)
M9	V <sub>SS</sub> LSC14	GND	D	V <sub>DIG</sub> GND	



SONY IMX477-AACK-C

## 4. Input / Output Equivalent Circuit

Symbol	Equivalent Circuit	Symbol	Equivalent Circuit
INCK	Digital Input Schmitt Buffer	XCLR, SLASEL	Digital VIF
SCL, SDA	Schmitt Buffer  Digital I/O  Dignormal Dignorm	xvs	Digital I/O Schmitt Buffer  VIF  VIF  VIF  DGND
GPO, FSTROBE, SDO, SCK, SCSB	Digital Output VIF	GYINT	Digital Input Schmitt Buffer Office Schmitt
SDI	VIF Schmitt Buffer Digital I/O VIF DGND		

 $V_{\text{IF}}$ : 1.8 V power supply

 $DGND;\, V_{DIG}\,GND$ 

V<sub>DD</sub>LSC1, V<sub>DD</sub>LSC2, V<sub>DD</sub>LSC3 and V<sub>DD</sub>LSC4 are internally connected.

V<sub>SS</sub>LSC1 to 14 are internally connected.

V<sub>DD</sub>MIO1 and V<sub>DD</sub>MIO2 are internally connected.

 $V_{\text{DD}}HCM1$  and  $V_{\text{DD}}HCM2$  are internally connected.

 $V_{\text{DD}}\text{HSN1},\,V_{\text{DD}}\text{HSN2},\,V_{\text{DD}}\text{HSN3}$  and  $\overset{\cdot}{V_{\text{DD}}}\text{HSN4}$  are internally connected.


 $V_{SS}HSN1,\,V_{SS}HSN2,\,V_{SS}HSN3$  and  $V_{SS}HSN4$  are internally connected.

Figure 4 Input / Output Equivalent Circuit

SONY IMX477-AACK-C

## 5. Peripheral Circuit Diagram

## 5-1 Standard peripheral circuit diagram (TETATIVE)



Note) The above figure is a tentative specification. There is a possibility of changing in the future.

Note: The capacitor values and parts count used for decoupling of power supply lines in this diagram are determined only with Sony's testing environment. The capacitor values and/or parts count for power line decoupling may have to be reviewed and optimized by each manufacture depending on their design.

Note: If you need combined with the OIS, There is a need to change the connection of the next pin.

TEST1/CSBC, TEST2/SCKC, TEST3/SDIC, GYINT, SCSB, SCK, SDO, SDI

Refer to 5-2. Connecting for OIS compatible system

Figure 5 Peripheral Circuit Diagram (Recommended schematics)

## 5-2 Connecting for OIS compatible system (TENTATIVE)

IMX477 can connect with OIS controller using SPI bypass function. When the bypass mode set to enable, OIS controller can get the gyro data through IMX477. Each terminal also requires 1.8V I/O voltage level when connect with OIS controller and gyro LSI.




Figure 6 Connection diagram for OIS compatible system

## 6. Functional Description

## 6-1 System Outline

IMX477-AACK-C is a CMOS active pixel type image sensor which adopts the Exmor RS<sup>™</sup> technology to achieve high sensitivity, low noise, and high speed image capturing. It is embedded with backside illuminated imaging pixel, low noise analog amplifier, column parallel A/D converters which enables high speed capturing, digital amplifier, image binning circuit, timing control circuit for imaging size and frame rate, CSI2 image data high speed serial interface, PLL oscillator, and serial communication interface to control these functions. When Gyro function is enabled, Gyro control block in IMX477-AACK-C is processed based on the input data from Gyro IC. Several additional image processing functions and peripheral circuits are also included for easy system optimization by the users.

A onetime programmable memory is embedded in the chip for storing the user data. It has 7 K-bit for users, 16 K-bit as a whole.




Figure 7 Overview of functional block diagram

#### 6-2 Control register setting by the serial communication

The IMX477-AACK-C can use the 2-wire serial communication method for sensor control. These specifications are described for sensor control using the 2-wire serial communication as follows. See Software reference manual for more details of each function beyond the following description.



Figure 8 2-wire serial communication

#### 6-2-1 2-wire Serial Communication Operation Specifications

The 2-wire serial communication method conforms to the Camera Control Instance (CCI). CCI is an I<sup>2</sup>C fast-mode compatible interface, and the data transfer protocol is I<sup>2</sup>C standard.

This 2-wire serial communication circuit can be used to access the control-registers and status-registers of IMX477-AACK-C.

Table 2 Description of 2-wire Serial Communication Pins

pin name	description
SDA	Serial data input/output pin
SCL	Serial clock input pin

The control registers and status registers of IMX477-AACK-C are mapped on the 16-bit address space and the register categories shown as below. Detail register information is shown in Register Map.

Table 3 Specification of register address map for 2-wire serial communication

	Address range	Description
	0000h to 0FFFh	Configuration register Read Only and Read/Write Dynamic register
register	1000h to 1FFFh	Reserved
I <sup>2</sup> C	2000h to 2FFFh	Reserved
	3000h to FFFFh	Manufacture specific register

SONY IMX477-AACK-C

#### 6-2-2 Communication Protocol

2-wire serial communication supports a 16-bit register address and 8-bit data message type.




Figure 9 2-wire serial communication protocol


IMX477-AACK-C has a default slave address shown as below.

The slave address is selectable by pin connection of SLASEL.

When called by the selected slave address, serial communication interface is activated.

Duplication of the address on the same bus must be prevented.

<sup>\*</sup>For other slave address options, refer to Software reference manual.



R/W shows the direction of communication.

Figure 10 Slave address

Table 4 R/W bit

R/W bit	direction of communication
0	Write (Master → Sensor)
1	Read (Sensor → Master)

#### 6-3 Clock generation and PLL

IMX477-AACK-C equips embedded PLL to generate the necessary internal clocks and CSI2 transmission clocks. Set the related registers according to the operation condition. See Software reference manual for more details of each function.

## 6-3-1 Clock System Diagram

IMX477-AACK-C is equipped with two PLL, One outputs IVTCK for image processing, the other is IOPCK for MIPI output.

Based on the clock that is input in the range of 6 to 27MHz, output of 1800 to 2100MHz can be of the PLL for IVTCK, PLL of IOPCK for is capable of outputting 1200 to 2100MHz.

It is possible to divide the range of 1/1 to 1/4 of the PLL IVTCK, and to multiply in the range of 150 to 350. It is possible to divide the range of 1/1 to 1/4 of the PLL IOPCK, and to multiply in the range of 100 to 350.

Typically, IMX477-AACK-C can be driven from the dual PLL mode to operate the both of PLLs, but it also supports single PLL mode to move only one side of the PLL.

In PLL single mode, IOP\_PREPLLCK\_DIV and IOP\_PLL \_MPY are ignored.




Figure 11 Clock System Diagram (PLL single mode)




Figure 12 Clock System Diagram (PLL dual mode)

## 6-4 Description of operation clocks

The following are general descriptions for each clock. See "Clock generation and PLL" of Software reference manual for more detail.

#### 6-4-1 INCK

INCK is an external input clock (6 to 27MHz). See "AC characteristics" for electrical requirements to INCK.

## 6-4-2 IVTCK, IOPCK (PLL output)

These clocks are the root of all the operation clocks in IMX477-AACK-C and it designates the data rate. DCKP/DCKN; CSI2 interface clock is generated from IOPCK by dividing into 1/2, 1/4 or 1/8 frequency since the interface is operated in double data rate format.

#### 6-4-3 IVTPXCK Clock

The clock for internal image processing is used as the base of integration time, frame rate, and etc.

#### 6-4-4 IOPPXCK Clock

The clock for internal image processing is designating the pixel rate and etc.

## 6-5 Image Readout Operation

By setting the parameters of PLL, image size, start/end position of the imaging area, direction of reading image, binning, shutter mode, integration time, gain, and output format via 2-wire serial communication, IMX477-AACK-C outputs the image data.

See Software reference manual for more details of each function.

## 6-5-1 Physical alignment of imaging pixel array

The figure below shows the physical alignment of the imaging pixel array with A1 pin located at the upper right corner.




Figure 13 physical alignment of the imaging pixel array (Top View)

SONY IMX477-AACK-C

## 6-5-2 Color coding and order of reading image date

The original color filter arrangement of the sensor is shown in the figure below. Gr and Gb are the G signals shown at the same line as R signals and B signals, respectively. The line with R & Gr signals and the line with Gb & B signals are output one after the other alternatively.




Figure 14 Color coding alignment

## 6-6 Output Image Format

This is the output image diagram of full pixel output mode, Image data is output from the upper left corner of the diagram.




Figure 15 Full pixel output mode data structure

#### 6-6-1 Embedded Data Line control

It is possible to output certain 2-wire serial register contents on the 2 lines just after the FS sync code of the frame. The corresponding registers are indicated by "EDL" column of the Register Map.

An unfixed value is output when not outputting embedded data.

See Software reference manual for contents and output sequence of Embedded Data Lines.

## 6-6-2 Image size of mode

IMX477-AACK-C can capture and output full size, cropped/scaled image in combination with the normal mode. Examples are shown in the table below. Definitions of each parameter are shown in the below figure.




Figure 16 Image size parameter definition



Table 5 Typical image output of main capture mode (TENTATIVE)

		des					
		Normal Operation Full resolution 10bit / 12bit		Normal O 2 Binning (\ 10 I	/:1/2, H:1/2)	DOL-I Full res 10 I	olution
Number of vertical lines in imaging area		3044		1524		.,	
Num	nber of horizontal pixels in active area	4056		2028		*1	
١	Number of lines and start position	Start position	Number of lines	Start position	Number of lines	Start position	Number of lines
	Frame start	1	1	1	1		
areas	Embedded data lines	2	2	2	2		
e of the	Number of vertical pixels in active area	3	3040	3	1520	*1	
Name	Gyro Data	3044	1	1524	1		
	Frame end	3044	1	1524	1		

<sup>\*1</sup> See DOL-HDR manual for details.

## 6-6-3 Description about operation mode

IMX477-AACK-C has 4 modes that Full resolution (10bit), Full resolution (12bit), Full resolution (DOL-HDR) and 2 Binning (V:1/2, H:1/2).

See "Description of mode operation" of Software reference manual for details.

## 6-6-4 Image area control capabilities

As control function for image's viewing area and /or image size, IMX477-AACK-C has capability of analog crop, digital crop, scaling and output crop. The relation of image output size and the resister is shown below.




Figure 17 image area control capabilities

SONY IMX477-AACK-C

#### 6-6-5 Readout Scan Direction

Default readout position of IMX477-AACK-C starts from the lower left when pin A1 pin is placed at the upper right corner. Because the lens will invert the image both vertically and horizontally, the proper image can be archived when A1 pin is placed at the upper right corner.




Figure 18 Readout Scan Direction

Vertical flip and horizontal mirror readout modes can be specified by the register below. And when readout start and end positions are matching the readout size, the same area is displayed when flipping/mirroring the image. When changing the readout direction, the color of first readout pixel (R/Gr/Gb/B) also changes with it. See Software reference manual for details.




Figure 19 Read out image for each combination of flip and mirror

## 6-7 Gain setting

IMX477-AACK-C can apply analog gain on photo-electron signal and digital gain on digital signal after ADC. Range of settable range is as follows.

**Table 6 Range of Gains** 

	Max.	Note
Analog Gain	27dB	
Digital Gain	24dB	

#### 6-8 Image compensation function

There are some additional functions in sensor image pipeline. Use-case may be chosen in terms of trade-off for power consumption and image quality for example.

See Software reference manual for more details of each function.

#### 6-8-1 Defect Pixel Correction

The defect correction function includes static defect correction and dynamic defect correction.

The static defect correction is to correct the defective pixels according to address data stored in OTP. There is one area for Sony's factory area.

The dynamic defect correction eliminates any critical defects detected on RGB pixel array by estimating from surrounding adjacent pixels value.

#### 6-9 Miscellaneous functions

IMX477-AACK-C has the following additional functions to be used for various final products' features. See Application Notes for more details of each function.

#### 6-9-1 Thermal Meter

This function is to measure the thermal data from internal sensor then average it. Measurement results could be read via I<sup>2</sup>C or EBD data. See "Thermal meter" of Software reference manual for details.

#### 6-9-2 Test pattern output and type of test pattern

IMX477-AACK-C can output the following test pattern by build-in pattern generator.

Test patterns of Solid Color, 100% Color Bar, Fade to Gray Color Bar, PN9 are available.

For Solid Color mode, each value of R, Gr, Gb and B is adjustable.

See "Test pattern output (types of test patterns)" of Software reference manual for details.

#### 6-9-3 Long Exposure Setting

IMX477-AACK-C can achieve a very long exposure time (up to 128 times of 1 vertical period) by simply expanding the vertical blanking time setting. See "Long exposure" of Software reference manual for details.

#### 6-9-4 OTP (One Time Programmable Read Only Memory)

Total of 7K bit of OTP is available for users. The area available for the user totals 14 pages. Among these pages, total 896 Byte (address: 0 to 895) can be used at the user's discretion.

It is also possible to configure most of 14 pages to be usable at the user's discretion, if LSC data, ALS data and model ID function are not necessary to storage in OTP. See OTP manual for details.

#### 6-9-5 Dual sensor synchronization operation

IMX477-AACK-C supports synchronized shooting operation of two image sensors by implementing both slave and master mode for each sensor. To enable this feature, master/slave must be set for each sensor by software control method. See "Dual Camera" of Software reference manual for details.

#### 6-9-6 Flash light control sequence

IMX477-AACK-C can internally generate the control pulse assuming to trigger the flash light emission and output from the external pins (FSTROBE). See "Flash light control sequence" of Software reference manual for details.

#### 6-9-7 Monitor terminal settings

IMX477-AACK-C can output 4 internal signals (H Sync/V Sync/Flash strobe/OIS pulse) via monitor terminals. The monitor terminals mean the following three terminals, such as FSTROBE (E1 pin), GPO (A9 pin) and XVS (A2 pin). See "Monitor terminal settings" of Software reference manual for details.

#### 6-9-8 Pulse for OIS driver

IMX477-AACK-C can output the pulse for OIS driver. See Software reference manual for details.

#### 6-9-9 Power Save Mode

IMX477-AACK-C supports Power Save Mode to reduce Vertical Blanking power.

In Power Save Mode, PLL is stopped during Vertical Blanking. So Power is reduced when low frame rate mode. See "Power Save Mode" of Software reference manual for more detail.

#### 6-9-10 Digital Overlap High Dynamic Range (DOL-HDR)

This sensor outputs to overlap several images that have different exposure time. In DOL 2 frame, the 1st frame and the 2nd frame are output as HDR set (Frame set) among 2 frames period of normal operation. In DOL 3 frame, the 1st frame, the 2nd frame and the 3rd frame are output as HDR set (Frame set) among 4 frames period of normal operation. See DOL-HDR manual for details.

## 6-9-11 Ambient Light Sensor (ALS)

This function is to measure the illuminance. Measurement results could be read via  $I^2C$ . See ALS manual for details.

#### 6-10 Image signal interface

#### 6-10-1 MIPI transmitter

IMX477-AACK-C outputs image signal by CSI2 high speed serial interface consisted of one pair of clock line and four pairs of data line. See MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) version 1.2 and MIPI Alliance Specification for D-PHY version 1.2 for details.

Because signal is transmitted by differential pair, impedance (generally  $100 \Omega$ ) between differential pair near the receiver side during HS mode is required. Otherwise, select receiver with build-in impedance between differential pair. Different delay time of differential pairs may reduce the input timing margin of ISP device, which leads to malfunction. Therefore, delay time within and among differential pairs must be as similar as possible in layout.

-ONFIDERY

## 7. How to operate

#### 7-1 Power on Reset

IMX477-AACK-C does not have the built in "Power On Reset" function.

The XCLR pin is set to "Low" and the power supplies are brought up. Then the XCLR pin should be set to "High" after INCK supplied.

## 7-2 Power on sequence

## 7-2-1 Power on slew rate

Maximum slew rate (mV/us) is specified for each power supply to avoid oscillation during power on.




Figure 20 Power on slew rate

Table 7 Limitation on power-on slew rate (TENTATIVE)

Power Supplies		Comment		
Power Supplies	Min.	Max.	Unit	Comment
V <sub>ANA</sub> , V <sub>IF</sub> , V <sub>DIG</sub>		50	mV/µs	

## 7-2-2 Startup sequence with 2-wire serial communication (external reset)

Follow the power supply start up sequence as below.




Figure 21 Startup sequence with 2-wire serial communication (external reset)

<sup>\*</sup> Presence of INCK during Power Off is acceptable despite of above chart.



Table 8 Startup sequence timing constraints (2-wire serial communication mode with external reset)


Item	Label	Min.	Max.	Unit	Comment		
V <sub>ANA</sub> rising – V <sub>ANA</sub> ON	T1	V <sub>ANA</sub> and V <sub>DIG</sub> and V <sub>IF</sub> may rise		μs	Slew rate of V <sub>ANA</sub> , V <sub>DIG</sub>		
V <sub>DIG</sub> rising – V <sub>DIG</sub> ON	T2   ''''		$V_{\text{ANA}}$ and $V_{\text{DIG}}$ and $V_{\text{IF}}$ may rise in any order.		T2   '''''		and V <sub>IF</sub> (0% - 100%):
VI <sub>F</sub> rising – V <sub>IF</sub> ON	Т3	in any oraci.		μs	Max. 50 mV/µs		
$V_{\text{ANA}}$ and $V_{\text{DIG}}$ and $V_{\text{IF}}$ rising - INCK start	T4	0		μs	Presence of INCK during Power off is acceptable		
$V_{\text{ANA}}$ and $V_{\text{DIG}}$ and $V_{\text{IF}}$ rising - XCLR rising	T5	0		ms	After T1,T2 and T3		
INCK start and XCLR rising till CCI Read version ID register wait time	Т6	0.6		ms			
INCK start and XCLR rising till Send Streaming Command wait time (To complete reading all parameters from NVM)	Т7	8		ms			
Start of first streaming from Sending Streaming Command.	Т8		4.0 ms + The delay of the coarse integration time value				
D-PHY power up	T10	1	1.1	ms			
D-PHY init.	T11	100	110	μs			

Note) XCLR needs to be Low until all power supplies complete power-on

## 7-3 Power down sequence

## 7-3-1 Power down sequence with 2-wire serial communication (external reset)

Follow the power down sequence below.



\*Note: See Software Reference Manual for details of Entering SW-standby

Figure 22 Power down sequence with 2-wire serial communication (external reset)

Table 9 Power down sequence timing constraints (2-wire serial communication mode with external reset)

Item	Label	Min.	Max.	Unit	Comment
XCLR Neg-edge - $V_{ANA}$ ( $V_{DIG}$ or $V_{IF}$ ) fall	T1	0		μs	Presence of INCK during Power Off is acceptable.
Sequence free of $V_{\text{ANA}}$ falling and $V_{\text{DIG}}$ falling and $V_{\text{IF}}$ falling	T2,T3,T4	V <sub>ANA</sub> and V <sub>IF</sub> may fa order.	V <sub>DIG</sub> and all in any	μs	

## 7-4 Register Map

See Register Map.

## 8. Electrical Characteristics

The Electrical Characteristics of the IMX477-AACK-C is shown below

## 8-1 DC characteristics

## Table 10 DC Characteristics (TENTATIVE)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
	$V_{DD}SUB$ , $V_{DD}HCM1$ to 2, $V_{DD}HSN1$ to 4, $V_{DD}HAN$	V <sub>ANA</sub>		2.7	2.8	2.9	V
Supply voltage	$V_{DD}LCN1$ to 2, $V_{DD}LSC1$ to 4, $V_{DD}LIF$ , $V_{DD}LPL1$ to 2	$V_{DIG}$		0.95	1.05	1.15	V
	V <sub>DD</sub> MIO1 to 2, V <sub>DD</sub> MIF	V <sub>IF</sub>		1.7	1.8	1.9	V
Digital	SDA,	V <sub>IH</sub>		0.7 V <sub>IF</sub>		2.9	٧
input voltage	SCL	VıL	16	- 0.3		0.3 V <sub>I</sub> F	٧
Digital	XCLR, INCK, GYINT,	V <sub>IH</sub>	7	0.65 V <sub>IF</sub>		V <sub>IF</sub> + 0.3	V
input voltage	SDI,SLASEL	VIL		- 0.3		0.35 V <sub>IF</sub>	٧
Digital	CDA	V <sub>OH</sub>		V <sub>IF</sub> - 0.4			٧
output voltage	SDA	V <sub>OL</sub>				0.4	٧
Digital	GPO,SDO, SCSB,	$V_{OH}$		V <sub>IF</sub> - 0.4			V
output voltage	FSTROBE	$V_{OL}$				0.4	٧

SONY IMX477-AACK-C

## 8-2 AC Characteristics

#### 8-2-1 Master Clock Waveform Diagram

## 8-2-1-1 INCK Square Waveform Input Specifications

Input specifications are shown below when square-wave signal is input directly into the external pin INCK.




Figure 23 Master Clock Square Waveform Input Diagram

**Table 11 Master Clock Square Waveform Input Characteristics** 

PARAMETER	Symbol	Min.	Тур.	Max.	Unit
INCK clock frequency	f <sub>SCK</sub>	6		27	MHz
INCK clock period	tp	37.0		166.7	ns
INCK low level width	t <sub>wl</sub>	0.4 t <sub>p</sub>		0.6 t <sub>p</sub>	ns
INCK high level width	t <sub>wh</sub>	0.4 t <sub>p</sub>		0.6 t <sub>p</sub>	ns
INCK jitter	Tjitter			600	ps

## 8-2-1-2 INCK Sine Waveform Input Specifications

IMX477-AACK-C does not support the "AC coupled connection". Therefore, there is no description of AC characteristics

## 8-2-2 PLL block characteristics

Electrical characteristics of PLL block is shown below.

Table 12 PLL block characteristics (VT system)

Item	Min.	Тур.	Max.	Unit	Note
Input frequency range	6.0		27.0	MHz	
Input frequency range of phase comparator	6.0		12.0	MHz	
VCO frequency range	1800		2100.0	MHz	
Output frequency range	1800		2100.0	MHz	
Settling time			1000	μs	

Table 13 PLL block characteristics (OP system)

Item	Min.	Тур.	Max.	Unit	Note
Input frequency range	6.0		27.0	MHz	
Input frequency range of phase comparator	6.0		12.0	MHz	
VCO frequency range	1200		2100.0	MHz	
Output frequency range	1200		2100.0	MHz	
Settling time			1000	μs	



## 8-2-3 Definition of settling time of PLL block

After start operation, the oscillation frequency of PLL output transits from 0 Hz to target frequency then gradually become stable. The duration for oscillation frequency becomes within 5 % of the target frequency is defined as "settling time".




Figure 24 Definition of settling time

## 8-2-4 2-wire serial communication block characteristics

2-wire serial communication characteristics are shown below.




Figure 25 2-wire serial communication block specification

Table 14 2-wire serial communication block specification

Parameter	Symbol	Conditions	Min. (Fast-mode Plus)	Max. (Fast-mode Plus)	Unit
Low level input voltage	V <sub>IL</sub>		-0.5	0.3 V <sub>IF</sub>	٧
High level input voltage	VIH		0.7 V <sub>IF</sub>	2.9	>
Low lovel output voltage	V <sub>OL1</sub>	V <sub>IF</sub> > 2 V, Sink 3 mA	0	0.4	>
Low level output voltage	V <sub>OL2</sub>	V <sub>IF</sub> < 2 V, Sink 3 mA	0	0.2 V <sub>IF</sub>	<b>\</b>
Output fall time	t <sub>of</sub>	Load 10 pF – 400 pF, $0.7 V_{IF} \rightarrow 0.3 V_{IF}$		250 (120)	ns
Input current	I <sub>I</sub>	$0.1~V_{IF} \rightarrow~0.9~V_{IF}$	-10	10	μΑ
SDA I/O capacitance	C <sub>I/O</sub>			10	pF
SCL Input capacitance	Cı			10	pF



Table 15 2-wire serial communication block AC specification

Parameter	Symbol	Min. (Fast-mode Plus)	Max. (Fast-mode Plus)	Unit
SCL clock frequency	f <sub>SCL</sub>	0	400 (1000)	kHz
Rise time (SDA and SCL)	t <sub>R</sub>	_	300 (120)	ns
Fall time (SDA and SCL)	t <sub>F</sub>	_	300 (120)	ns
Hold time (start condition)	t <sub>HDSTA</sub>	0.6 (0.26)	_	μs
Setup time (repstart condition)	t <sub>SUSTA</sub>	0.6 (0.26)	_	μs
Setup time (stop condition)	t <sub>susto</sub>	0.6 (0.26)	_	μs
Data setup time	t <sub>SUDAT</sub>	100 (50)	_	ns
Data hold time	t <sub>HDDAT</sub>	0	_	μs
Bus free time between Stop and Start condition	t <sub>BUF</sub>	1.3 (0.5)	_	μs
Low period of the SCL dock	t <sub>LOW</sub>	1.3 (0.5)	_	μs
High period of the SCL clock	t <sub>HIGH</sub>	0.6 (0.26)	_	μs

Note) Fast-mode Plus supports only available with INCK ≥ 8.0MHz

## 8-2-5 Gyro Control Interface

Gyro Control Interface supports Serial Peripheral Interface (SPI). Gyro Control Interface characteristics are shown below.




Figure 26 2-wire serial communication block specification

Table 16 2-wire serial communication block AC specification

	1					
Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCK Clock Frequency	f <sub>CLK</sub>	-	-5	1	MHz	
SCLK Low Period	t <sub>LOW</sub>	500	~~	-	ns	
SCLK High Period	t <sub>HIGH</sub>	500	_	-	ns	
CS Setup Time	t <sub>SU_CS</sub>	500	-	-	ns	
CS Hold Time	t <sub>HD_Cs</sub>	500	-	-	ns	
SDI Setup Time	t <sub>SU_SDI</sub>	11	-	-	ns	
SDI Hold Time	t <sub>HD_SDI</sub>	7	-	-	ns	
SDO Valid Time	t <sub>VD_SDO</sub>	-	-	100	ns	
SDO Hold Time	t <sub>HD_SDO</sub>	4	-	-	ns	
SDO Output Disable Time	t <sub>DIS_SDO</sub>	-	-	50	ns	
CS high time between transactions	t <sub>BUF</sub>	-	940	-	μs	

### 8-2-6 Current consumption and standby current

#### Table 17 Current consumption and standby current (TENTATIVE)

(30 frame/s,  $V_{ANA} = 2.8 \text{ V}$ ,  $V_{DIG} = 1.05 \text{ V}$ ,  $V_{IF} = 1.8 \text{ V}$ ,  $Tj = 60 ^{\circ}\text{C}$ )

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Current consumption (analog)	I <sub>ANA</sub>		25.2	33.4	mA	
Current consumption (digital)	I <sub>DIG</sub>		194.4	290.1	mA	Full-resolution, function off
Standby current (analog)	I <sub>STBANA</sub>			23.0	μA	XCLR : Low fixed INCK :stop
Standby current (digital)	I <sub>STBDIG</sub>			60.0	mA	XCLR : Low fixed INCK :stop
Standby current (IF)	I <sub>STBIF</sub>			3.0	μA	XCLR : Low fixed INCK :stop



# 9. Spectral Sensitivity Characteristic

(Includes neither lens characteristics nor light source characteristics.)




Figure 27 Spectral sensitivity characteristics (TENTATIVE)

### 10. Image Sensor Characteristics

#### 10-1 Image Sensor Characteristics

Table 18 Image Sensor Characteristics (TENTATIVE)

(30 frame/s,  $V_{ANA} = 2.8 \text{ V}$ ,  $V_{DIG} = 1.05 \text{ V}$ ,  $V_{IF} = 1.8 \text{ V}$ ,  $Tj = 60 ^{\circ}\text{C}$ )

Item		Symbol	Min.	Тур.	Max.	Unit	Range	Measur -ement method	Remarks			
Sensitivity		s	250			LSB	Center	1 *1	1/120 s storage			
Sopoitivity ratio	R	RG	0.40	0.46	0.52		Contor	Center	Contor	Contor	2 *1	
Sensitivity ratio	В	RG	0.33	0.39	0.45		Center					
Saturation signal		Vsat	1023			LSB	Zone1	3 *1	Include OB level *2			
Video signal shading		SH			95	%	Zone2D	4 *1	Design assurance			
Dark signal		Vdt			0.5	LSB	Zone2D	5 <sup>*1</sup>	When operation at 15 frame/s			

The data described at this image sensor characteristics are the measurement standard without base gain setting, and indicates the results evaluated with OB as a reference.

Note 1) These refer to the descriptions of the section "11-4 Measurement Method".

Note 2) LSB is the abbreviation of Least Significant Bit. 10 bits = 1023 digital is the maximum output code for the output unit. The gain setting (base gain setting) in which the saturation signal output matches with 1023 LSB requires 0[dB] when the OB level is 64 LSB (standard recommended value).

## 10-2 Zone Definition used for specifying image sensor characteristics




Figure 28 Zone Definition Diagram for Image Sensor Characteristics

### 11. Measurement Method for Image Sensor Characteristics

#### 11-1 Measurement conditions

The device operation conditions are at the typical values of the bias and clock voltage.

Table 19 Measurement Conditions (TENTATIVE)

Supply voltage	Analog 2.8 V, Digital 1.05 V, IF 1.8 V
Clock	INCK 18 MHz

In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr, Gb, R and B digital signal outputs of the measurement system.

As an example of 1 LSB, the typical value is 1 LSB ≈ 0.509 mV in all-pixel output 10-bit operation mode.

### 11-2 Color Coding of this Image Sensor and Readout

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively. The R signal and Gr signal lines and the Gb signal and B signal lines are output successively.

All pixel signals are output successively in a 1/15 s period.




Figure 29 Color coding alignment

### 11-3 Definition of Standard Imaging Conditions

#### 11-3-1 Standard imaging condition I

Use a pattern box (luminance: 706 cd/m2, color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F2.8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

### 11-3-2 Standard imaging condition II

A testing lens with CM500S (t = 1.0 mm) is used as an IR cut filter for light source with 3200 K color temperature. The luminous intensity to the sensor receiving surface is adjusted to the luminous intensity level shown in each measurement item by the light source output, lens aperture or storage time control by the electronic shutter.

#### 11-3-3 Standard imaging condition III

A recommended testing lens with CM500S (t = 1.0 mm) is used as an IR cut filter for light source with 3200 K color temperature. The luminous intensity to the sensor receiving surface is adjusted to the luminous intensity level shown in each measurement item by the light source output or storage time control by the electronic shutter.

#### 11-4 Measurement Method

#### 11-4-1 Sensitivity

Set the measurement condition to the standard imaging condition I. After the electronic shutter mode with a shutter speed of 1/150 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of imaging area, and substitute the values into the following formula.

$$S = (VGr + VGb) / 2 \times (150 / 120) [LSB]$$

#### 11-4-2 Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting so that the average value of the Gr and Gb signal output is 341 LSB, measure the R signal output (VR [LSB]), the Gr and Gb signal outputs (VGr, VGb [LSB]) and the B signal output (VB [LSB]) at the imaging area Center in frame readout mode, and substitute the values into the following formulas.

VG = (VGr + VGb)/2 RG = VR/VG RB = VB/VG

### 11-4-3 Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous Intensity to 20 times the intensity with the average value of the Gr, Gb signal outputs, 341 [LSB], measure the average value of the Gr, Gb, R and B signal outputs.

### 11-4-4 Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 341 [LSB]. Then measure the maximum value (Gmax [LSB]) and minimum value (Gmin [LSB]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = ((Gmax - Gmin)/Gmax) \times 100 [\%]$$

### 11-4-5 Dark signal

Measure the output difference between 1/15 [s] signal output (Va) and 1/15000 or less [s] signal output (Vb) at the device ambient temperature of 60 °C and the device in the light-obstructed state, and calculate the signal output at 1/15 [s] storage by them using the following approximate formula. Then, this is Vdt [LSB].

$$Vdt = (Va - Vb) \times (1/15) / (1/15) - (1/15000) \approx (Va - Vb) [LSB]$$

### 12. Spot Pixel Specification

#### Table 20 Spot Pixel Specifications (TENTATIVE)

(15 frame/s,  $V_{ANA}$  = 2.8 V,  $V_{DIG}$  = 1.05 V,  $V_{IF}$  = 1.8 V,  $T_{j}$  = 60 °C)

Type of Level		Maximum distorte	d pixels in each zone	Measurement	Remarks
distortion	Note 1)	Zone2D	Other	method	Remarks
Black or white pixels at high light	30 % ≤ D	TBD	No evaluation criteria applied	12-4-1	
White pixels in the dark	28 (LSB) ≤ D	TBD	No evaluation criteria applied	12-4-2	1/30 storage Note 2)

- Note) 1. D...Spot pixel level.
  - 2. Continuous same color pixels in the horizontal or vertical direction are NG.
  - 3. Defect pixels are measured with all optional image processing features (DPC) disabled.
  - 4. The maximum quantity pixel counts of 60 for Bright Pixels and 900 for Dark Pixels are total of R + Gr + Gb + B individual pixels from any color channels.
  - 5. The analog gain for both the Illuminated and Dark defect conditions is 0dB.

### 12-1 Zone Definition for spot pixel specification




Figure 30 Zone Definition Diagram for Spot Pixel Specification

#### 12-2 Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors. and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".) Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards. Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products. Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you. (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

#### [For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

#### **Example of Annual Number of Occurrence**

White Pixel Level (in case of integration time = $1/30 \text{ s}$ ) (Tj = $60 \degree \text{C}$ )	Annual number of occurrence
TBD LSB or higher TBD LSB or higher TBD LSB or higher TBD LSB or higher	TBD pcs TBD pcs TBD pcs
TBD LSB or higher TBD LSB or higher	TBD pcs TBD pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

### For Your Reference:

The annual number of White Pixels occurrence at an altitude of 3,000 meters is from 5 to 10 times more than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the annual number of White Pixels occurrence in such areas approximately doubles when compared with that in Tokyo.

Material\_No.03-0.0.8

SONY IMX477-AACK-C

#### 12-3 Measurement Method for Spot Pixels

Measure under the standard imaging condition II.

### 12-4 Spot Pixel Pattern Specifications

### 12-4-1 Black or white pixels at high light

After adjusting the average value of the Gr/Gb signal output to 341 LSB, measure the local dip point (black pixel at high light,  $V_{XB}$ ) and peak point (white pixel at high light,  $V_{XK}$ ) in the Gr/Gb/R/B signal output  $V_X$  ( $_X$  = Gr/Gb/R/B), and substitute the values into the following formula.

The 341 LSB does not include the dark level offset of 64. The average value is calculated using the signal level output of Zone 2D.




Figure 31 Measurement Method for Spot Pixels

### 12-4-2 White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform using the average value of the dark signal output as a reference.

### 13. CRA Characteristics of Recommended Lens




Figure 32 CRA characteristics

### 14. Notes on Handling

#### 1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

#### 2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

#### 3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

#### 4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (- 6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



### (2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 24 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125 °C for 24 h.

#### (3) Others

- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) After the reflow, the paste residue of protective tape may remain around the seal glass. (The paste residue of protective tape should be ignored except remarkable one.)
- (c) Note that X-ray inspection may damage characteristics of the sensor.

#### 5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

Material\_No.21-0.0.1

#### **Package Outline** 15.

92Pin LGA

(Unit: mm)




Figure 33 Package Outline (TENTATIVE)

### 16. List of Trademark Logos and Definition Statements



\* Exmor RS is a trademark of Sony Corporation. The Exmor RS is a Sony's CMOS image sensor with high-resolution, high-performance and compact size by replacing a supporting substrate in Exmor R™ which changed fundamental structure of Exmor pixel adopted column parallel A/D converter to back-illuminated type, with layered chips formed signal processing circuits.

