

EC600E-CN QuecOpen Reference Design

LTE Standard Module Series

Version: 1.0

Date: 2023-07-14

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local offices. For more information, please visit:

<http://www.quectel.com/support/sales.htm>.

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>.

Or email us at: support@quectel.com.

Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an “as available” basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

Use and Disclosure Restrictions

License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.

Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2023. All rights reserved.

About the Document

Revision History

Version	Date	Author	Description
-	2023-03-07	Fanny CHEN	Creation of the document
1.0	2023-07-14	Fanny CHEN	First official release

Contents

About the Document.....3

Contents.....4

1 Reference Design.....5

 1.1. Introduction5

 1.2. Schematics5

1 Reference Design


1.1. Introduction

This document provides the reference design for Quectel EC600E-CN QuecOpen® module. The reference design mainly includes block diagrams of power supply, USIM interface, UART interfaces, LCM interface, camera interface, antenna interface, SPI interface, matrix keypad interface, audio codec design, etc.

1.2. Schematics

The schematics illustrated in the following pages are provided for reference only.

Block Diagram




NOTE:








1. A transistor solution or an IC solution TXS0108EPWR provided by Texas Instruments is recommended.
2. Test points of USB_VBUS, USB_DP/DM, NET_STATUS/USB_BOOT and VDD_EXT must be reserved. It is recommended to reserve the test points of DBG_TXD/RXD, PWRKEY and VBAT_BB/RF.
3. Analog audio interface (pins 21–25), LCM interface (pins 62–67), WAKEUP_IN (pin 49), CAM_VDD (pin 17) and CAM_VDDIO (pin 68) are optional.

If you need these functions, please contact Quectel Technical Support.

Power System Block Diagram



MCU Interfaces




- NOTE:**
- U0401 represents your MCU. The power domain of GPIO interfaces of the module is 1.8 V. If the power domain of GPIO interfaces of U0401 is also 1.8 V, then the related level-shifting circuit is not needed.
 - The USB interface of the module can only serve as a slave device and supports full-speed and high-speed modes. To communicate with the USB interface, MCU needs to support USB host mode or OTG function.
The USB_VBUS pin of the module should be powered by an external power system for USB detection, and VBUS_CTRL of MCU is used to turn on/off the power supply of USB_VBUS.
 - The reset function of the module requires the PWRKEY and RESET_N pins to work together. See the hardware design document of the module.
 - It is recommended to select the MCU's default lower-level GPIO pins as the control pins for the module's PWRKEY and RESET_N pins. Ensure that the load capacitance does not exceed 10 nF on PWRKEY and RESET_N pins.
 - For the version that VDD_EXT is powered down in sleep mode, this pull-up power supply needs to be replaced with an external 1.8 V power supply.


Power Supply Design

DC-DC Application

When the input voltage is above 7.0 V, use a DC-DC converter to convert the high input voltage to a 5.0 V voltage, and then use LDOs to convert it to 3.8 V, 3.3 V and 1.8 V to power the module, Codec and LCM.



VBAT Design




NOTE:


1. The power supply should be able to provide sufficient current of at least 2.0 A for the module.
2. The width of VBAT_BB trace should be not less than 1 mm, and the width of each VBAT_RF trace should be not less than 2 mm.
3. The recommended operating voltage of VBAT ranges from 3.3 V to 4.3 V, and the typical value is 3.8 V.

LDO Application

When the input voltage is below 7.0 V, use an LDO to convert the input voltage to 3.8 V.




Power Supply for Codec



NOTE:

1. CODEC_POWER_EN is used to turn on/off VDD_1V8 and VDD_3V3.
2. To ensure the audio Codec ES8311 works normally, the power-up/down interval between VDD_1V8 and VDD_3V3 power supplies should not exceed 10 ms.

Power Supply for LCM



Quectel Wireless Solutions

PROJECT	EC600E-CN QuecOpen	VER	1.0
DRAWN BY	Fanny CHEN	CHECKED BY	Woody WU
DATE	2022.07.14	SIZE	A2
		SHEET	5 OF 18


[illegible]

1. It is recommended to use U0601 to offer good ESD protection, and the parasitic capacitance should be less than 15 pF.
2. The pull-up resistor R0607 can improve the anti-jamming capability, and should be placed close to the USIM card connector.
3. R0601–R0603 are used for debugging, and C0601–C0603 are used for filtering out RF interference.
4. The capacitance of C0608 should be less than 1 μ F and it should be placed close to the USIM card connector.
5. For the version that VDD_EXT is powered down in sleep mode, the pull-up power supply of USIM_DET needs to be connected to an external 1.8 V power supply.
For the version that VDD_EXT is not powered down in sleep mode, the pull-up power supply of USIM_DET can be connected to VDD_EXT.


Qucetel Wireless Solutions			
PROJECT EC600E-CN QuceOpen		VER 1.0	
DRAWN BY Fanny CHEN		CHECKED BY Woody WU	
		SIZE A2	
DATE Friday, July 14, 2023		SHEET 6 OF 16	

UART Interface Design


UART Level-shifting Circuit - Transistor Solution



UART Level-shifting Circuit - IC Solution




Resistor Divider Circuit



NOTE:

- There are two level-shifting circuits: transistor solution and IC solution, and it is recommended to select the latter one.
- The power supply of TXS0108EPWR's VCCA should not exceed that of VCCB. For more information, refer to the datasheet of TXS0108EPWR.
- For the version that VDD_EXT is not powered down in sleep mode, the pull-up power supply of MAIN_RXD and VCCA can be connected to VDD_EXT.
For the version that VDD_EXT is powered down in sleep mode, VDD_EXT cannot be used as the pull-up power supply for MAIN_RXD and MAIN_DTR.
So there are two options to choose from:
 - Use an external 1.8 V power supply instead of VDD_EXT to connect to the pull-up power supply of MAIN_RXD and VCCA.
 - MAIN_RXD and MAIN_DTR should be designed with resistor divider circuit. Pay attention to adjusting the resistance value of R0707~R0710 according to the actual situation.
- The transistor solution is not suitable for applications with high baud rates exceeding 460 kbps. The capacitors C0703 and C0704 of 1 nF can improve the signal quality.
- If the level of the external host is 1.8 V and the module's MAIN_RXD and MAIN_TXD are directly connected to the host's TXD and RXD, the MAIN_TXD of the module should be pulled up to 1.8 V via a 10 kΩ resistor to prevent the host from receiving error messages when the module is in sleep mode.

LCM Interface Design



- NOTE:**
1. The LCM interface (pins 62-67) is optional. If you need this function, please contact Quectel Technical Support.
 2. It is recommended to design the power supply of LCM interface by yourself.
 3. To avoid abnormal LCM display caused by power fluctuation, it is recommended to mount filter capacitors.
 4. The 33 pF capacitors of the signal pins should be reserved, and can be used according to the actual debugging situation.
 5. The LED-A backlight power supply is designed by yourself, and you can select the appropriate resistor (R0907) according to the MOSFET rated current and LED-A voltage value.

The schematic diagram illustrates the electrical connections for the CAM module. The central component is the J1001 connector (FHS4SRJ-16S-0.5SH(50)), which is connected to a 16-pin header. The connections are as follows:


- Pin 1:** Connected to CAM_VDD.
- Pin 2:** Connected to CAM_VDDIO.
- Pin 3:** Connected to CAM_I2C_SCL [3,10].
- Pin 4:** Connected to CAM_I2C_SDA [3,10].
- Pin 5:** Connected to CAM_I2C_SDA [3,10].
- Pin 6:** Connected to CAM_SPI_CLK [3].
- Pin 7:** Connected to CAM_MCLK [3].
- Pin 8:** Connected to CAM_SPI_DATA0 [3].
- Pin 9:** Connected to CAM_SPI_DATA1 [3].
- Pin 10:** Connected to CAM_SPI_DATA0 [3].
- Pin 11:** Connected to CAM_SPI_DATA1 [3].
- Pin 12:** Connected to CAM_PWDN [3].
- Pin 13:** Connected to CAM_PWDN [3].
- Pin 14:** Connected to CAM_PWDN [3].
- Pin 15:** Connected to CAM_PWDN [3].
- Pin 16:** Connected to CAM_GPIO1_MCU [4] and CAM_GPIO2_MCU [4].

The diagram also shows the following components and connections:

- Resistors:** R1001 (4.7K), R1002 (4.7K), R1003 (33R), R1004 (33R), R1005 (33R), R1006 (33R), R1007 (33R), R1008 (33R), R1009 (33R), R1010 (33R).
- Capacitors:** C1001 (100nF), C1002 (100nF), C1003 (100nF), C1004 (100nF), C1005 (100nF), C1006 (100nF), C1007 (100nF), C1008 (100nF), C1009 (100nF).
- Diodes:** D1001 (1N4148), D1002 (1N4148), D1003 (1N4148), D1004 (1N4148), D1005 (1N4148), D1006 (1N4148), D1007 (1N4148), D1008 (1N4148), D1009 (1N4148), D1010 (1N4148).
- Transistors:** Q1001 (2N7000), Q1002 (2N7000).
- Callouts:** NOTE 2, NOTE 3, and NOTE 4.


1. CAM_VDD (pin 17) and CAM_VDDIO (pin 68) are optional. If you need these functions, please contact Quectel Technical Support.
2. By controlling the triode switching circuit, the CAM_GPIO1_MCU pin controls the cathode of the positioning light of the camera, and the CAM_GPIO2_MCU pin controls the cathode of the supplement light of the camera. It is recommended to select default pull-down GPIO pins as the two control pins.
3. The 33 pF capacitors of the signal pins should be reserved, and can be used according to the actual debugging situation.
The values of current limiting resistors of positioning light and supplement light (R1004 and R1006) should be varied according to the required brightness.
4. The capacitors of the CAM_VDD power supply should be connected to the GND layer directly. Otherwise, the power supply noise may lead to abnormalities such as white dots on the preview screen.

Antenna Interface Design




- NOTE:**
- 1. Use a Π -type matching circuit for the antenna interface.
 - 2. The single-ended impedance of the RF antenna is 50 Ω , and keep the traces as short as possible.

SPI Interface Design (Master Mode)




NOTE:
The SPI interface is multiplexed from LCD_RST, LCD_SPI_CS, LCD_SPI_DOUT and LCD_SPI_CLK.

Matrix Keypad Interface Design



NOTE:
The matrix keypad interface is multiplexed from GPIO13, NET_MODE, GPIO12, STATUS, CAM_SPI_DATA1, SLEEP_IND, CAM_SPI_DATA0, LCD_SPI_RS, I2C_SDA and I2C_SCL.



Audio Codec Design (ES8311)



NOTE:

- ES8311 power-up/down sequence: AVDD, PVDD and DVDD are powered on and off at the same time, or with the interval within 10 ms.
 - When the sampling frequency is 8 kHz and the clock frequency is 512 kHz, DVDD must be connected to 1.8 V.
 - The bias voltage needs to be stable and the ripple should be as small as possible.
 - Please pay attention to the distinction between analog ground and digital ground. The analog ground and digital ground need to be connected with a 0 Ω resistor packaged as R-0805.
- For more details, see the sheet of Audio Codec Interface Design.
- For more details, see the datasheet of ES8311.

Audio Codec Interface Design




NOTE:

1. The Codec analog output can drive handset and headset. For larger power loads such as loudspeaker, an audio power amplifier should be added in the design.
2. In handset applications, route the MIC and SPK signal traces as differential pairs respectively.
3. In headset applications, route the MIC signal traces as a differential pair.
4. All MIC and SPK signal traces shall be surrounded with ground on the layer and ground planes above and below, and far away from noises such as clock and DC-DC signals.
5. Pay attention to the distinction between analog ground and digital ground. The analog ground and digital ground need to be connected with a 0 Ω resistor packaged as R-0805 (short-circuit through single point grounding).

Other Designs


Indicators



NOTE:

1. For more details about STATUS, NET_STATUS/USB_BOOT, NET_MODE and SLEEP_IND, see the hardware design document of the module.
2. If the low power consumption is required when your device is in sleep mode, replace the power supply VBAT of the STATUS, NET_STATUS/USB_BOOT, NET_MODE and SLEEP_IND indicators with the external controllable ones, which can be turned off when the module is in sleep mode to reduce the power consumption.


Reserved Test Points



NOTE:

1. Test points of USB_VBUS, USB_DP/DM, NET_STATUS/USB_BOOT and VDD_EXT must be reserved. It is recommended to reserve the test points of DBG_TXD/RXD, PWRKEY and VBAT_BB/RF.
2. Test points of USB interface can be used for firmware upgrade, software debugging and log output to analyze your problems.
3. The parasitic capacitance of the ESD protection components on USB data traces should be less than 2 pF.
4. The debug UART interface supports 1.8 V power domain, and a voltage-level translator should be used if the power domain of your application is 3.3 V.

USB_BOOT Interface



NOTE:

1. Ensure to reserve the NET_STATUS/USB_BOOT interface design and a test point must be reserved for NET_STATUS/USB_BOOT.
2. Pull up NET_STATUS/USB_BOOT to VDD_EXT before the module starts up, and the module will enter emergency download mode when it is turned on. In this mode, the module supports firmware upgrade over USB interface.