

# EG800Z Series QuecOpen Reference Design

**LTE Standard Module Series**

Version: 1.0

Date: 2025-05-26

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

**Quectel Wireless Solutions Co., Ltd.**

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: [info@quectel.com](mailto:info@quectel.com)

**Or our local offices. For more information, please visit:**

<http://www.quectel.com/support/sales.htm>.

**For technical support, or to report documentation errors, please visit:**

<http://www.quectel.com/support/technical.htm>.

Or email us at: [support@quectel.com](mailto:support@quectel.com).

## Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an “as available” basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

## Use and Disclosure Restrictions

### License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

### Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.

## Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

## Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties (“third-party materials”). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

## Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel’s or third-party’s servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

## Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

**Copyright © Quectel Wireless Solutions Co., Ltd. 2025. All rights reserved.**

# About the Document

## Revision History

Version	Date	Author	Description
-	2025-04-15	George OU/Jaki YU	Creation of the document
1.0	2025-05-26	Mango HUANG/Jaki YU	First official release

---

## Contents

About the Document .....	3
Contents .....	4
<b>1 Reference Design.....</b>	<b>5</b>
1.1. Introduction .....	5
1.2. Schematics .....	5

# 1 Reference Design

## 1.1. Introduction

This document provides the reference design for Quectel EG800Z Series module in QuecOpen® solution, including block diagram, power system block diagram, module interfaces, system power supply design, MCU interfaces, UART and USIM interfaces, antenna interface, audio Codec design, audio Codec interface, LCD and camera interfaces, SPI and other designs.


## 1.2. Schematics

The schematics illustrated in the following pages are provided for reference only.

**NOTE**

It is required to confirm the applicability and price from the supplier about the IC involved in the reference design.

# Block Diagram



## NOTE:


1. A transistor solution or an IC solution TXS0104EPWR provided by Texas Instruments is recommended.
2. Test points of DBG\_TXD/RXD, USB\_VBUS, USB\_DP/DM, USB\_BOOT and VDD\_EXT must be reserved. It is recommended to reserve the test points of PWRKEY and VBAT.  
A test point of RESET\_N is recommended to be reserved if unused.
3. Wi-Fi scan function and LTE network cannot be used simultaneously since they share the same antenna interface.
4. If USIM1 and USIM2 interfaces are used simultaneously, ensure that both USIM interfaces use 1.8 V USIM cards.
5. The module supports SPI, which can be multiplexed from auxiliary UART and I2C interface. SPI, auxiliary UART and I2C interfaces cannot be used simultaneously.

For more details, see the GPIO configuration document of the module.


Quectel Wireless Solutions		
PROJECT	EG800Z Series QuecOpen	VER 1.0
DRAWN BY	Mango HUANG/wei YU	CHECKED BY Aris HUANG
DATE	2025-05-28	SIZE A2
		SHEET 1 OF 12

# Power System Block Diagram

When the input voltage is above 7.0 V, use a DC-DC converter to convert the high input voltage to 5.0 V, and then use LDOs to convert it to 3.8 V, 3.3 V, 2.8 V and 1.8 V to power the module, Codec, LCM, SPI, camera and UART level-shifting IC.




# Module Interfaces



**NOTE 7**

**NOTE 4**


**NOTE 4**




**NOTE 7**

**NOTE 3**

**NOTE 2**




- NOTE:**
- Connect all GND pins to ground, and keep unused and RESERVED pins unconnected.
  - If the module does not need to enter forced download mode, USB\_BOOT cannot be pulled up to VDD\_EXT before the module successfully starts up.
  - It is recommended to add a common mode choke L0301 in series between the module and your MCU to suppress EMI. Additionally, test points must be reserved over USB\_DP and USB\_DM for firmware upgrades, and it is recommended to minimize extra trace stubs. Place L0301 and two resistors R0301 and R0302, close to the module to ensure USB signal integrity.
  - The input voltage range of ADC0 and ADC1 interfaces is 0–1.6 V. Please note that the effective input voltage range of ADC interfaces is 0.1–1.5 V. There may be relatively large errors in the ranges of 0–0.1 V and 1.5–1.6 V, and it is not recommended to use the ADC interfaces within these ranges. When the collected voltage is greater than or equal to 1.5 V, it is recommended to use the resistor divider circuit for ADC application. The divider resistor accuracy should not exceed 1 %, and the resistance should not exceed 100 kΩ. It is recommended to reserve a 100 nF capacitor for the design.
  - Pins with wake-up interrupt function: WAKEUP0, USB\_VBUS, USIM1\_DET. Pins support wake-up interrupt function only when configured as WAKEUP property pins: GPIO1, GPIO2 and MAIN\_DTR. MAIN\_RXD supports wake-up interrupt function when the module is in PSM or sleep mode.
  - Ensure an uninterrupted reference ground plane below the module, with minimal distance between the ground plane and the module layer. Avoid routing other traces on the first layer adjacent to the module layer. At least four-layer board design is recommended.
  - The module supports SPI, which can be multiplexed from auxiliary UART and I2C interface. For more details, see the GPIO configuration document of the module.
  - The power domain of the module's GPIO pins is 1.8 V by default and can be configured to 3.3 V. For more details, please contact Quectel Technical Support.



# System Power Supply Design


## LDO Application

When the input voltage is below 7.0 V, use an LDO to convert the input voltage to 3.8 V.





- NOTE:**
1. The recommended load current should exceed 10 mA.
  2. Please adjust the parameters of R0401, R0409 and R0411 in accordance with the actual situation.

## VBAT Design





- NOTE:**
1. The power supply for the module should be capable of supplying a minimum current of 1.2 A.
  2. The width of each VBAT trace should be at least 1.2 mm.
  3. The recommended operating voltage range for VBAT is 3.3 V to 4.3 V, with a typical value of 3.8 V.

## Power Supply for LCM & Camera & SPI Flash & UART Level-shifting IC



## Power Supply for PCM Codec






- NOTE:**
1. CODEC\_3V3\_EN is used to turn on/off the power supply of CODEC\_VDD\_3V3.
  2. For ES8311 codec, CODEC\_VDD\_3V3 and CODEC\_VDD\_1V8 are powered up/down at the same time.

### Quectel Wireless Solutions

PROJECT	EG800Z Series QuecOpen	VER	1.0
DRAWN BY	Mango HUANG/Jaki YU	CHECKED BY	Andy HUANG
DATE	2025-05-28	SIZE	A2
		SHEET	4 OF 12

# MCU Interfaces




**NOTE:**


1. If the power domain of the module's interfaces is the same as that of the MCU interfaces, the level-shifting circuit is not necessary .
2. The USB interface of the module can only serve as a slave device, and supports full-speed and high-speed modes. To communicate with the USB interface, MCU needs to support USB host mode or OTG function.  
For USB detection, the USB\_VBUS pin of the module should be powered by an external power system. Use VBUS\_CTRL to control the on/off state of the USB\_VBUS power supply.
3. It is recommended to choose MCU's GPIO pins with a default low level to control the module's PWRKEY and RESET\_N pins. Ensure that the load capacitance on these pins does not exceed 10 nF.

# UART and USIM Interfaces

## UART Level-shifting Circuit - Transistor Solution




## UART Level-shifting Circuit - IC Solution




**NOTE:**

- There are two level-shifting circuits: transistor solution and IC solution, and it is recommended to select the latter one.
- The power supply of TXS0104EPWR's VCCA should not exceed that of VCCB. For more information, refer to the datasheet of TXS0104EPWR.
- The transistor solution is not suitable for applications with high baud rates exceeding 460 kbps. The capacitors C0605 and C0606 of 1 nF can improve the signal quality.
- If the power domain of MCU is the same as that of the module's UART, and MAIN\_TXD is directly connected to the MCU's RXD, the module's MAIN\_TXD should be pulled up to VDD\_EXT via a 10 kΩ resistor to prevent the MCU from receiving error messages when the module is in sleep mode.
- To increase the stability of UART communication, it is recommended to add UART hardware flow control design.
- The above "UART Level-shifting Circuit - IC Solution" are only applicable to the module's 1.8 V UART.

## USIM1 Interface Design



## USIM2 Interface Design




**NOTE:**

- Only USIM1 interface of the module supports hot-plug detection.
- It is recommended to use U0601 and U0603 for effective ESD protection with a parasitic capacitance below 15 pF.
- For USIM1\_DATA, USIM2\_DATA and USIM2\_RST, it is recommended to add 15 kΩ pull-up resistors R0604, R0616 and R0617 near the USIM card connectors to improve the anti-jamming capability of the USIM cards.
- R0601–R0603 and R0613–R0615 are used for debugging, and C0601–C0603 and C0609–C0611 are used for filtering out RF interference.
- The capacitance of C0604 and C0612 should be less than 1 μF and they should be placed close to the USIM card connectors.
- If USIM1 and USIM2 interfaces are used simultaneously, ensure that both USIM interfaces use 1.8 V USIM cards.
- For more information about the layout of USIM interfaces, see the hardware design document of the module.

**Quectel Wireless Solutions**

PROJECT	EG800Z Series QuecOpen	VER	1.0
DRAWN BY	Mango HUANG/Jaki YU	CHECKED BY	Andy HUANG
DATE	2025-05-28	SIZE	A2
		SHEET	6 OF 12

# Antenna Interface




## NOTE:

1. Use a dual L-type matching circuit for the antenna interface.
2. The single-ended impedance of the RF antenna is 50  $\Omega$ , and the trace length should be minimized.
3. It is recommended to reserve ESD protection components for the antenna interface and the junction capacitance should not exceed 0.05 pF.
4. Wi-Fi scan function is optional. This function and LTE network cannot be used simultaneously since they share the same antenna interface.
5. Main antenna and Wi-Fi scan only support passive antennas.
6. Notes on C0703:
  - 1) If there is DC power at the antenna ports, place capacitors on C0703 to prevent short circuit to ground.  
The capacitance value is recommended to be 100 pF, which can be adjusted according to the debugging results.
  - 2) If there is no DC power in the peripheral design:
    - a) Do not reserve C0703.
    - b) If C0703 has already been reserved, it should be mounted with a component, and it is recommended to use a 0  $\Omega$  resistor.  
You can also match the component according to the debugging results.

## Quectel Wireless Solutions



PROJECT	EG800Z Series QuecOpen	VER	1.0
DRAWN BY	Mango HUANG/Jaki YU	CHECKED BY	Axia HUANG
DATE	2025-05-28	SHEET	7 OF 12

# Audio Codec Design (ES8311)



- NOTE:**
- ES8311 power-up/down sequences: AVDD, PVDD and DVDD are powered up/down at the same time.
  - When the sampling frequency is 8 kHz and the clock frequency is 512 kHz, DVDD must be connected to 1.8 V.
  - The bias voltage needs to be stable and the ripple should be as small as possible.
  - Differentiate between analog ground and digital ground. Connect analog ground and digital ground using a 0 Ω resistor.
  - The above circuit design is only applicable to the module's 1.8 V PCM and I2C.
  - For more details, see the datasheet of ES8311.


# Audio Codec Interface Design



- NOTE:**
1. The Codec analog output can drive handset and headset. For larger power loads such as loudspeaker, add an audio power amplifier in the design.
  2. In handset applications, route the MIC and SPK signal traces as differential pairs.
  3. In headset applications, route the MIC signal traces as a differential pair.
  4. Surround all MIC and SPK signal traces with ground on the same layer and with ground planes above and below to minimize noise interference, such as clock and DC-DC signals.

# LCM & Camera Interfaces


## LCM Interface Design



**NOTE:**

1. It is recommended to design the power supply of LCM interface by yourself.
2. To avoid abnormal LCM display caused by power fluctuation, it is recommended to mount filter capacitors.
3. Reserve 33 pF capacitors for the signal pins for debugging.
4. The LED-A backlight power supply should be designed by yourself. Select an appropriate resistor (R1018) based on the rated current of the digital transistor and the LED-A voltage value.


## Camera Interface Design



**NOTE:**

1. To control the cathode of the camera's positioning light, use CAM\_GPIO1\_MCU with a triode switching circuit. Similarly, CAM\_GPIO2\_MCU controls the cathode of the camera's supplement light. It is recommended to choose MCU's GPIO pins which are in pull-down status by default as these two control pins.
2. Reserve 33 pF capacitors for the signal pins to facilitate debugging. The values of current limiting resistors (R1012 and R1013) for the positioning light and supplement light should be adjusted based on the required brightness level.
3. Connect the capacitors (C1015 and C1016) of the VDD\_2V8 power supply directly to the GND layer. Failing to do so may result in power supply noise causing abnormalities such as white dots on the preview screen.

# SPI (Master Mode)




**NOTE:**

1. The module supports SPI, which can be multiplexed from auxiliary UART and I2C interface.  
SPI, auxiliary UART and I2C interfaces cannot be used simultaneously.  
For more details, see the GPIO configuration document of the module.
2. The module's SPI supports master mode only.

# Other Designs


## Reserved Test Points



**NOTE:**

1. Test points of USB interface must be reserved for firmware upgrade, software debugging and log output.
2. The junction capacitance of the ESD protection components on USB data traces should be less than 2 pF.
3. The debug UART interface supports 1.8 V power domain. If your application operates at 3.3 V, use a voltage-level translator.

## Forced Download Interface



**NOTE:**

1. Make sure to reserve the forced download interface design and a test point must be reserved for USB\_BOOT.
2. Before turning on the module, pull USB\_BOOT up to VDD\_EXT to activate the forced download mode.  
This mode enables firmware upgrades via the USB interface.